


C-MOS IEEE 1284 PERIPHERAL CONTROLLER

—TOP VIEW—

(V_{DD} = +5 V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	O	B $\overline{\text{Po}}\text{INT2}$	15	I/O	bD1	29	I	B $\overline{\text{Pi}}\text{DEND1}$	43	I/O	B $\overline{\text{Pb}}\text{D1}$
2	O	B $\overline{\text{Po}}\text{INT1}$	16	I/O	bD0	30	I	B $\overline{\text{Pi}}\text{DAK0}$	44	I/O	B $\overline{\text{Pb}}\text{D0}$
3	O	B $\overline{\text{Po}}\text{INT0}$	17	—	GND	31	O	B $\overline{\text{Po}}$	45	—	GND
4	I	iA3	18	—	V _{DD}	32	O	B $\overline{\text{Po}}\text{DEND0}$	46	—	V _{DD}
5	I	iA2	19	I	i $\overline{\text{RD}}/\text{RW}$	33	I	B $\overline{\text{Pi}}\text{CLS}$	47	I	B $\overline{\text{Pi}}\text{SEI}$
6	I	iA1	20	I	i $\overline{\text{WR}}/\text{EN}$	34	O	B $\overline{\text{Po}}\text{RT}$	48	I	B $\overline{\text{Pi}}\text{AF}$
7	I	iA0	21	—	GND	35	—	V _{DD}	49	I	B $\overline{\text{Pi}}\text{INI}$
8	—	GND	22	I	B $\overline{\text{Pi}}\text{CLK}$	36	—	GND	50	I	B $\overline{\text{Pi}}\text{STB}$
9	I/O	bD7	23	—	GND	37	I/O	B $\overline{\text{Pb}}\text{D7}$	51	O	B $\overline{\text{Po}}\text{PE}$
10	I/O	bD6	24	I	i $\overline{\text{RST}}$	38	I/O	B $\overline{\text{Pb}}\text{D6}$	52	O	B $\overline{\text{Po}}\text{ACK}$
11	I/O	bD5	25	I	i $\overline{\text{CIS}}$	39	I/O	B $\overline{\text{Pb}}\text{D5}$	53	O	B $\overline{\text{Po}}\text{BY}$
12	I/O	bD4	26	I	i $\overline{\text{CS}}$	40	I/O	B $\overline{\text{Pb}}\text{D4}$	54	O	B $\overline{\text{Po}}\text{FT}$
13	I/O	bD3	27	I	B $\overline{\text{Pi}}\text{DAK1}$	41	I/O	B $\overline{\text{Pb}}\text{D3}$	55	O	B $\overline{\text{Po}}\text{SE}$
14	I/O	bD2	28	O	B $\overline{\text{Po}}\text{DRQ1}$	42	I/O	B $\overline{\text{Pb}}\text{D2}$	56	—	GND

INPUT

$\overline{\text{BPiAF}}$	: COMPATIBILITY = n AUTO Fd
BPiCLK	: CLOCK
BPiCLS	: COMPATIBILITY MODE LEVEL SELECT
$\overline{\text{BPiDAK0}}$	: DMA ACKNOWLEDGE0
$\overline{\text{BPiDAK1}}$	: DMA ACKNOWLEDGE1
$\overline{\text{BPiDEND1}}$	: DMA END1
$\overline{\text{BPiINI}}$	: COMPATIBILITY = n INITIAL
$\overline{\text{BPiSEI}}$	: COMPATIBILITY = n SELECT IN
$\overline{\text{BPiSTB}}$	: COMPATIBILITY = n STROBE
$\text{iA0} - \text{iA3}$	: ADDRESS
iCIS	: CPU INTERFACE SELECT
$\overline{\text{iCS}}$	: CHIP SELECT
$\overline{\text{iRD}}/\overline{\text{WR}}$	: READ/READ WRITE SELECT
$\overline{\text{iRST}}$	: RESET
$\overline{\text{iWR}}/\overline{\text{EN}}$	: WRITE/ENABLE

OUTPUT

$\overline{\text{BPoACK}}$	: COMPATIBILITY = n ACK
$\overline{\text{BPoBY}}$	: COMPATIBILITY = BUSY
$\overline{\text{BPoDEND0}}$	: DMA END0
$\overline{\text{BPoDRQ0}}$	: DMA REQUEST0
$\overline{\text{BPoDRQ1}}$	: DMA REQUEST1
$\overline{\text{BPoFT}}$	: COMPATIBILITY = n FAULT
$\overline{\text{BPoINT0}}$	: INTERRUPT REQUEST0
$\overline{\text{BPoINT1}}$	: INTERRUPT REQUEST1
$\overline{\text{BPoINT2}}$	: INTERRUPT REQUEST2
$\overline{\text{BPoPE}}$	: COMPATIBILITY = P ERROR
$\overline{\text{BPoRT}}$	: INDICATE REVERSE TRANSFER
$\overline{\text{BPoSE}}$	: COMPATIBILITY = SELECT

INPUT/OUTPUT

$\text{bD0} - \text{bD7}$	: DATA BUS
$\text{BPbD0} - \text{BPbD7}$	: COMPATIBILITY = DATA

