

SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

- State-of-the-Art *EPIC-IIB*™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$
- High-Drive Outputs (–32-mA I_{OH} , 64-mA I_{OL})
- Parity Error Flag With Parity Generator/Checker
- Latch for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description


The 'ABT854 8-bit to 9-bit parity transceiver is designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error ($\overline{\text{ERR}}$) output indicates whether or not an error in the B data has occurred. The output-enable ($\overline{\text{OEA}}$ and $\overline{\text{OEB}}$) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT854 provides inverted data at its outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the $\overline{\text{ERR}}$ flag. The parity-error output can be passed, sampled, stored, or cleared from the latch using the latch-enable ($\overline{\text{LE}}$) and clear ($\overline{\text{CLR}}$) control inputs. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.


To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT854 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74ABT854 is characterized for operation from -40°C to 85°C .

SN54ABT854 . . . JT PACKAGE
SN74ABT854 . . . DW OR NT PACKAGE
(TOP VIEW)



SN54ABT854 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

PRODUCT PREVIEW

EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1992, Texas Instruments Incorporated

SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
OEB	OEA	CLR	LE	Ai Σ OF H's	Bi† Σ OF L's	A	B	PARITY	ERR‡	
L	H	X	X	Odd Even	NA	NA	\bar{A}	H L	NA	A data to B bus and generate parity
H	L	X	L	NA	Odd Even	\bar{B}	NA	NA	H L	B data to A bus and check parity
H	L	H	H	NA	X	X	NA	NA	NC	Store error flag
X	X	L	H	X	X	X	NA	NA	H	Clear error flag register
H	H	H	H	X	X	Z	Z	Z	NC	Isolation§
		L	H	X					H	
		X	L	L					L	
L	L	X	X	Odd	NA	NA	\bar{A}	L H	NA	A data to B bus and generate inverted parity
				Even						


NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the ERR output was previously high.

§ In this mode, the \overline{ERR} output (when clocked) shows inverted parity of the A bus.

logic symbol¶




¶ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

PRODUCT PREVIEW

SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

logic diagram (positive logic)



ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	LE	POINT "P"	ERR _{n-1} [†]		
L	L	L	X	L	Pass
		H	X	H	
H	L	L	L	L	Sample
		H	H	H	
L	H	X	X	H	Clear
H	H	X	L	L	Store
			H	H	


[†] The state of the ERR output before any changes at CLR, LE, or point "P".

PRODUCT PREVIEW

SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

error-flag waveforms



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O	-0.5 V to 5.5 V
Current into any output in the low state, I_O : SN54ABT854	96 mA
SN74ABT854	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	-18 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air): DW package	1 W
NT package	1.3 W
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

recommended operating conditions (see Note 2)

		SN54ABT854		SN74ABT854		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_{OH}	High-level output voltage		ERR	5.5	5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		Except ERR	48	64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		Outputs enabled	5	5	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 2: Unused or floating pins (input or I/O) must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		$T_A = 25^\circ\text{C}$			SN54ABT854		SN74ABT854		UNIT
			MIN	TYP†	MAX	MIN	MAX	MIN	MAX	
V_{IK}	$V_{CC} = 4.5\text{ V}$, $I_I = -18\text{ mA}$			-1.2		-1.2		-1.2	V	
V_{OH}	All outputs except ERR	$V_{CC} = 4.5\text{ V}$, $I_{OH} = -3\text{ mA}$	2.5		2.5		2.5		V	
		$V_{CC} = 5\text{ V}$, $I_{OH} = -3\text{ mA}$	3		3		3			
		$V_{CC} = 4.5\text{ V}$, $I_{OH} = -24\text{ mA}$	2		2					
		$V_{CC} = 4.5\text{ V}$, $I_{OH} = -32\text{ mA}$	2‡				2			
V_{OL}	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 24\text{ mA}$			0.55		0.55			V	
	$V_{CC} = 4.5\text{ V}$, $I_{OL} = 64\text{ mA}$			0.55‡			0.55			
I_{OH}	$V_{CC} = 4.5\text{ V}$, $V_{OH} = 5.5\text{ V}$	ERR							μA	
I_I	$V_{CC} = 5.5\text{ V}$, $V_I = V_{CC}$ or GND		Control inputs		±1		±1		±1	
			A or B ports		±100		±100		±100	
I_{IL}	$V_{CC} = 0\text{ V}$, $V_I = \text{GND}$	A or B ports		-50		-50		-50	μA	
I_{OZH}^{\S}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.7\text{ V}$			50		50		50	μA	
I_{OZL}^{\S}	$V_{CC} = 5.5\text{ V}$, $V_O = 0.5\text{ V}$			-50		-50		-50	μA	
I_{OFF}	$V_{CC} = 0\text{ V}$, V_I or $V_O \leq 4.5\text{ V}$			±100				±100	μA	
I_{CEX}	$V_{CC} = 5.5\text{ V}$, $V_O = 5.5\text{ V}$	Outputs high		50		50		50	μA	
I_O^{\parallel}	$V_{CC} = 5.5\text{ V}$, $V_O = 2.5\text{ V}$		-50	-100	-180	-50	-180	-50	-180	mA
I_{CC}	$V_{CC} = 5.5\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	A or B ports	Outputs high		1	250		250	250	μA
			Outputs low		24	30		30	30	mA
			Outputs disabled		0.5	250		250	250	μA
$\Delta I_{CC}^{\#}$	$V_{CC} = 5.5\text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND			50		50		50	μA	
C_i	$V_I = 2.5\text{ V}$ or 0.5 V	Control inputs							pF	
C_{iO}	$V_O = 2.5\text{ V}$ or 0.5 V	A or B ports							pF	

† All typical values are at $V_{CC} = 5\text{ V}$.

‡ On products compliant to MIL-STD-883, Class B, this parameter does not apply.

§ The parameters I_{OZH} and I_{OZL} include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN54ABT854, SN74ABT854 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

SCBS170 – FEBRUARY 1991–REVISED OCTOBER 1992

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 5 V, T _A = 25°C		SN54ABT854		SN74ABT854		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration	LE high						ns
		CLR low						
t _{su}	Setup time, Bi and PARITY before LE↓							ns
t _h	Hold time, Bi and PARITY after LE↓							ns


switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT854		SN74ABT854		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A							ns	
t _{PHL}										
t _{PLH}	A or OE	PARITY							ns	
t _{PHL}										
t _{PLH}	CLR	ERR							ns	
t _{PHL}	LE									
t _{PZH}	OE	A or B							ns	
t _{PZL}										
t _{PHZ}	OE	A or B							ns	
t _{PLZ}										

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_0 = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PHL} is measured at 1.5 V.
 F. t_{PLH} is measured at $V_{OL} + 0.3 \text{ V}$.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.