
## **AN014**


#### **DESCRIPTION**


Using the simple AND, OR and INVERT logic functions of the PLS153, memory functions such as latches and edge-triggered flip-flops may be implemented with a relatively small part of the chip and without external wiring. In this application note, we will discuss the implementation of two R-S latches, a D-latch, an edge-triggered R-S flip-flop, an edge-triggered JK flip-flop.

#### SIMPLE R-S LATCH

A simple R-S latch may be formed by cross-coupling two NAND functions together as shown in Figure 1.










Figure 2. RS Latch SNAP Equations


### ANOTHER SIMPLE R-S LATCH

Another way to implement a simple latch is shown in Figure 3, in which two NOR functions are cross-coupled to form a latch.

The SNAP equations are shown in Figure 4.

Since each AND-term of the PLS153 can accommodate up to 18 inputs (true or inverting inputs of eight from  $I_0$  to  $I_7$  and ten from  $B_0$  to  $B_9$ ), and each OR circuit can be connected to up to thirty-two AND-terms, we can add additional features such as those shown in Figure 5.

The programming of this design is left to the reader as an exercise.




#### **D-LATCH**

A simple D-latch can be constructed with a PLS153 as shown in Figure 6.

This circuit may be easily programmed into the PLS153 as shown in Figure 7. Note that according to the K Map of Table [1], there is a static hazard using only two gates, so the D \* Q term is recommended.

AN014

This circuit may be expanded to have multiple D-latches using the same latch enable (LE).








Table 1. D-Latch K Map





### **R-S FLIP-FLOP**


Two R-S latches may be combined to form a master-save flip-flop that is triggered at the rising-edge of the clock (or the falling-edge of the clock, if the designer so desires). Figure 9 shows a combination of two sets of cross-coupled NOR gates concatenated to form the flip-flop. The implementation of this circuit using SNAP equations is shown in Figure 8.

## AN014










#### **D FLIP-FLOP**


An edge-triggered master-slave D flip-flop may be constructed with two D-latches in the manner shown in Figure 10.

12

September 1993

AN014





#### JK FLIP-FLOP

An edge-triggered JK flip-flop schematic is shown in Figure 12. SNAP equations and pinout are shown in Figure 13.

September 1993